



FROM CHIPS TO SYSTEMS - LEARN TODAY, CREATE TOMORROW

DEC 5 - 9, 2021 🔶 San Francisco, California



Load-Step: A Precise TrustZone Execution Control Framework for Exploring New Side-channel Attacks Like Flush+Evict

Zili KOU¹, Wenjian HE¹, Wei ZHANG¹, and Sharad Sinha²

- ¹ Hong Kong University of Science and Technology
- ² Indian Institute of Technology Goa

May 15, 2021



Security in Computing Systems

• Essential

- Suffers from software vulnerabilities...
 - Insecure codes can be exploit, e.g., stack overflow
 - Operating system(OS) itself has flaws
- Forever on the way to fix up!





Trusted Execution Environment (TEE)

- Hardware level isolate
 - Enclave or outside
- Commercial products
 - Intel SGX
 - Arm TrustZone



Source: Intel[®] Software Guard Extensions Tutorial Series



Upgraded protection from TEE

- Strong isolation
 - Accessing to secure memory is encrypted, authorized, and attested
- Fail to defend µarch side-channel attackers
 - Secrets can still be leaked by (cache) side-channels
 - Cache Attacks on Intel SGX [1], Armageddon[2]
 - Speculative execution vulnerabilities still exits
 - Foreshadow [3]...
- TEE is more privileged than OS
 - Protects enclaves against even "malicious OS"
 - Kernel (privileged) attacker should be considered!



Kernel Attacker on Intel SGX

SGX-Step [4] Interrupt the enclaves **per instruction**, and then detects the μ arch side-channel





Kernel Attacker on Intel SGX

	User-space attack	Kernel-privileged attack	
Victim	User application	Trusted application in enclave	
Attacker	User application	Malicious OS	
Noise	high	low	
Temporal resolution	Low, as victim and attacker run simultaneously	High, depends on the interrupt frequency	
\bigcirc			





Research Gap

- User-space attacker on Arm TrustZone
 - Cache side-channel attacks still work on TrustZone [2][7]
- Kernel attacker on Arm TrustZone?
 - One nonsystematic work exits [8]
 - Newly Arm-specific µarch side-channels?
 - Maximum temporal resolution?



Arm TrustZone, in hardware



- Non-secure bit (NS-bit)
 - In each core's register
 - In tags of cache lines
- Memory filter
 - Isolate the secure memory



Arm TrustZone, in software



- Exception Level (EL)
 - Distinguish privileges
- World switch
 - Ensured by concrete protocol
- "smc" instruction
 - Communicate between secure world and normal world.



Threat Model

- Some cryptography program is implemented at S-ELO
- Attacker has full privilege of EL1 (Linux kernel)
 - Can install an external kernel module
 - Assign any core to run a Trusted Application
- Obey the threat model of TrustZone
 - No exploit software vulnerabilities
 - No privilege at EL3, S-ELs



Experiment Platform

In software,

"TrustedFirmware.org": the reference implementation of TrustZone

In Hardware,

Hikey960 board with Kirin 960 SoC

Arm big.LITTLE architecture,

4 Cortex A53s and 4 Cortex A73s (533 - 1844 MHz) (903 - 2362 MHz)









Load-Step

- A high precision framework to control the execution of TrustZone
 - Periodically generate interrupt forward to secure world
 - Detect µarch side-channels for every interrupt epochs
- Two challenges
 - Framework implementation
 - Stable with Low-noise
 - Timing source
 - High interrupt frequency



Load-Step: design

- Designed as an external kernel module
 - Exchange some kernel function, e.g., *irq_handler()*
- Cross-core interrupt instead of self-core interrupt
 - TrustZone "occupy" the whole physical core





- Two-core framework
 - Auxiliary core
 - Victim core





- Auxiliary core receives a time-up even from "timing source"
 - periodically





- Generate a cross-core interrupt (IRQ) forwarding to victim core
 - Achieved by Arm Generic Interrupt Controller (Arm-GIC)
 - This IRQ is an "insecure IRQ" (IRQ from normal world)





- "Insecure IRQ" must be handled by normal world!
 - World Switch happens





- Preparation block
 - Prepare, pre-train µarch components, if needed

- Detection block
 - Collect data in µarch side-channel





• Overview

- Timing source is essential
 - Frequency determines "temporal resolution"
 - Stability determines "precision"



Timing source

- Hardware Timers
 - Exist in each core
 - Generate Hardware IRQ once time up
 - Frequency is usually fixed, typically ranges from 1MHz-50MHz



Timing source

• Software Timers

- Finite count down loop
- Check "cycle counter" of core

Algorithm 1 Software timing sources

Variant-A: a Finite Loop	Variant-B: Detect Cycle Counter
Temporal parameter: T_a	Temporal parameter: T_b
$t \leftarrow T_a$	$t_o \leftarrow read(PMCCNTR) + T_b$
do	do
$t \leftarrow t - 1$	$t \leftarrow read(PMCCNTR)$
while $t > 0$	while $t < t_o$



Timing source

• Hardware or Software Timers?

	Reliability	Temporal Resolution
Hardware Timer	Few jitters	200 ns to 1000 ns (Ours: 500 ns)
Software Timer	More software jitters	1 ns in a 1 GHz core



- Benchmark trusted application
 - Load data that maps to every cache set, in order





- Prime+Probe reinforced by Load-Step
 - Detection block: "Probe" every L2 cache sets
 - Preparation block: "Prime" every L2 cache sets
- CPU: 512 sets with 16 way set associative
 - Load 16 data per iteration, totally 512 iterations





• Hardware Timer



Temporal Resolution: ≈ 2 loads

- Decrease time parameter? 40? 39?
 - Endless loop
 - interrupt interval is even less than the time of world switch!



• Software Timer



Algorithm 1 Software timing sources

Variant-A: a Finite Loop

Temporal parameter: T_a

 $t \leftarrow t - 1$

 $t \leftarrow T_a$

do

Variant-B: Detect Cycle Counter

 $t_o \leftarrow read(PMCCNTR) + T_b$

 $t \leftarrow read(PMCCNTR)$

Temporal parameter: T_b

do



• Software Timer

Algorithm 1 Software timing sources

Variant-A: a Finite Loop	Variant-B: Detect Cycle Counter
Temporal parameter: T_a	Temporal parameter: T_b
$t \leftarrow T_a$	$t_o \leftarrow read(PMCCNTR) + T_b$
do	do
$t \leftarrow t - 1$	$t \leftarrow read(PMCCNTR)$
while $t > 0$	while $t < t_o$



Variant-A with IRQ interval: $T_b = 505$ Temporal Resolution: **1 loads per interrupt**



- Achieve load-instruction precision
- Higher precision?
 - Hardware timer: not enough temporal resolution
 - Software timer: affect by software jitters





- Arm-specific instruction: "DC CISW"
 - Clear and invalidate cache line by set/way
 - Flush cache lines without sharing the victim's memory space
- Flushed cache lines emit "evict transaction"
 - Counted by Arm Cache Coherent Interconnect (Arm-CCI)





Prime+Probe attack













Flush a cache set by "DC CISW", again, And count the "evict transaction" events





Faster profiling speed



Lower profiling noise



 RSA sliding window algorithm suffers from cache side-channel attacks [8][9]

Algorithm 3 RSA sliding-window algorithm

```
Given: exponent d, window size S, ciphertext C, modulo n

Compute: plaintext M \leftarrow C^d \mod n

Step 1: pre-compute multipliers W[2^{S-1}] to W[2^S - 1]

Step 2: exponentiation

P \leftarrow 1

for i from 1 to length(d) do

if [d_id_{i+1}...d_{i+S-1}]_2 matches any j \in (2^{S-1}, 2^S - 1) then

do P \leftarrow P \times P \mod n for S times

P \leftarrow P \times W[j] \mod n //do a multiplication

i \leftarrow i + S

else

P \leftarrow P \times P \mod n //do a square

end if

end for
```



- "Exponent Blinding" (k=64bit) is imported into MbedTLS
 - K bits of exponent is randomized for every decryption
 - [9] profiles 11 traces to recover the full key, now need $3.27 imes 10^{17}$ traces
- "Exponent Blinding" completely fails if:
 - Side-channel attacker can figure out the full by single trace



- Software configurations
 - RSA decryption in MbedTLS 2.22.0
 - 4096-bit key size
 - window_size = 6
 - "exponent blinding" is enabled



• Load-Step & Flush+Evict







Algorithm 3 RSA sliding-window algorithm





Cache Set

Algorithm 3 RSA sliding-window algorithm





Algorithm 3 RSA sliding-window algorithm

Given: exponent d, window size S, ciphertext C, modulo n Compute: plaintext $M \leftarrow C^d \mod n$ Step 1: pre-compute multipliers $W[2^{S-1}]$ to $W[2^S - 1]$ Step 2: exponentiation $P \leftarrow 1$ for i from 1 to length(d) do if $[d_i d_{i+1} \dots d_{i+S-1}]_2$ matches any $j \in (2^{S-1}, 2^S - 1)$ then do $P \leftarrow P \times P \mod n$ for S times $P \leftarrow P \times W[j] \mod n$ //do a multiplication $i \leftarrow i + S$ else $P \leftarrow P \times P \mod n$ //do a square end if end for



Attack RSA in MbedTLS

• "decode" one multiplier



Algorithm 3 RSA sliding-window algorithm

```
Given: exponent d, window size S, ciphertext C, modulo n

Compute: plaintext M \leftarrow C^d \mod n

Step 1: pre-compute multipliers W[2^{S-1}] to W[2^S - 1]

Step 2: exponentiation

P \leftarrow 1

for i from 1 to length(d) do

if [d_id_{i+1}...d_{i+S-1}]_2 matches any j \in (2^{S-1}, 2^S - 1) then

do P \leftarrow P \times P \mod n for S times

P \leftarrow P \times W[j] \mod n //do a multiplication

i \leftarrow i + S

else

P \leftarrow P \times P \mod n //do a square

end if

end for
```

Decode all multipliers and 0's window





• performance

	Detection Method	Profile Traces	Interrupt Epochs	Elapsed Time	Recovery Accuracy
Load-Step	Flush+Evict	1 1 1	12157 10310 9283	7.4 s + 5 s 6.5 s + 5 s 5.9 s + 5 s	1.00 0.978 0.861
	Prime+Probe	1 1 1	17714 16637 13363	29.3 s + 5 s 27.3 s + 5 s 22.5 s + 5 s	0.978 0.885 0.823
[9]	Prime+Probe	11		< 5 min	1.00

TABLE II: Performance of key recovery

^aIt takes 3min to generate the eviction set, which is not needed for Load-Step



Conclusion

- Load-Step: a precise Arm TrustZone execution control framework
- Flush+Evict: a new Arm-specific cache side-channel attack
- Insights into µarch attacks on Arm TrustZone



Thank you~

[1]J. Götzfried et all., Cache Attacks on Intel SGX. In Proceedings of the EuroSec'17. Association for Computing Machinery, New York, NY, USA, Article 2, 1–6.
 [2] M. Lipp et al., Armageddon: Cache Attacks on Mobile Devices, in Proc. of USENIX Security, 2016.

[3] J. Bulck, et al., Foreshadow: Extracting the keys to the intel SGX kingdom with transient out-of-order execution, in USENIX Security 18, 2018, pp. 991–1008.

[4] J. Bulck, er al., SGX-Step: A Practical Attack Framework for Precise Enclave Execution Control. In Proceedings of SysTEX'17, Article 4, 1–6.

[5] A. Moghimi et al., "Cachezoom: How SGX Amplifies the Power of Cache Attacks," in Proc. of CHES, 2017.

[6] D. Moghimi, et al., CopyCat: Controlled Instruction-Level Attacks on Enclaves. USENIX Security 20.

[7] N. Zhang et al., "TruSpy: Cache Side-channel Information Leakage from the Secure World on Arm Devices." Trans. on IACR Cryptol, 2016.

[8] F. Liu, et al., "Last-Level Cache Side-Channel Attacks are Practical," 2015 IEEE Symposium on Security and Privacy, 2015, pp. 605-622

[9] M. Schwarz et al., "Malware Guard Extension: Using SGX to Conceal Cache Attacks," in Proc. of DIMVA, 2017.

Reported by Zili KOU (zkou@connect.ust.hk)



Kernel Attacker on Intel SGX

For every interrupt epoch, detect the µarch side-channels...

Cache (by CacheZoom)



Page tables (by COPYCAT)





Flush-based cache side-channel attack

- Flush+Reload and Flush+Flush
 - No need to "fill" a cache set: faster and more precise than Prime+Probe
 - Require shared memory space with victim (need to flush by address)

Impossible! TEE isolates memory between attacker and victim!



- No timing difference, but emit a "evict transaction"
- Count the event of "evict transaction"
 - No such event in core's performance counter
 - Counted by Arm Cache Coherent Interconnect (Arm-CCI)





Theories in Exponent Blinding:

Add a random number r to d for every decryption

C: ciphertext; **P**: plaintext; **d**: private key; **N**: modulus; **r**: random number (changes for every decryption)

$$P = C^{d} \mod N_{\substack{\text{with} \\ \text{blinding}}} P' = C^{d+r} \mod N_{\substack{\text{followed with some un-blinding steps...}}}$$

If the r is 8 bytes length:

[9] can only leak the 96% value of the blinded key d' = d + r, which is randomized and different for every trace. Thus, it needs try 3.27×10^{17} times to get the desired 11 traces(in probability)

(Desired 11 traces means the traces generated by the same random number r)

Defense the cache side-channel attack well, as most attacks cannot recover the key from a single trace



Exponent Blinding failed when attacker can recover the key from a single trace:

If Attacker knows the values of **P**, **N**, **C**, **(d + r)**,

value of **d** can be calculated out by simply doing some factoring:

$$P = C^{d} \mod N$$

$$P' = C^{(d+r)} \mod N$$

$$P = P' I \mod N$$

$$I = (C^{r})^{-1} \mod N$$